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Abstract 
The differential signal balancer, a new principle com-
mon mode filter that uses a delay line technology, is em-
bedded in the metal wiring layer of silicon LSI with a 
small area of 100 µm by 230 µm. To increase the capabil-
ity of the common mode noise reduction, a series re-
sistance in the internal inductor is reduced by configured 
with bifilar winding. The noise reduction capability is ver-
ified in the circuit simulation including the influences of 
the ESD diode. 
 
1. Introduction 
A radio frequency interference (RFI) due to Wi-Fi radio 
waves is the recent significant problem in high-speed differ-
ential transmission. When the amplitude of the external noise 
that is applied to the differential transmission line as the com-
mon-mode noise exceeds the power supply voltage of the 
transceiver IC, RFI is generated by the ESD diode that inter-
feres with the cancelation of the common-mode component 
at the differential receiver [1]. To prevent such RFI, it is ef-
fective to insert common-mode filters (CMFs) such as com-
mon-mode choke coils (CMCs) in the transmission line. Es-
pecially in recent years, because of the increase in transmis-
sion speed, a high-speed response for CMF is required. To 
meet this requirement, new principle CMFs based on the T-
type low pass filter by Integrated Passive Device Process 
(CMF-IPD) have been reported [2]. The differential signal 
balancer (DSB) is also a CMF with the new principle, based 
on the technology of lumped constant type delay line [3]. 
These new CMFs are constructed without a magnetic ma-
terial that is often used for conventional CMCs, therefore they 
are suitable for manufacturing on semiconductor substrates to 
save cost and space. We have reported the DSB embedded in 
metal wiring layers on the 0.18 µm standard CMOS LSI 
(DSB-EIM 1st ) that has the smallest area among existing 
CMFs, however, there is still room for improvement in com-
mon-mode rejection ratio (CMRR) [4]. This report describes 
a new DSB-EIM （DSB-EIM 2nd）for improvement of CMRR 
that makes effective use of the coupling between adjacent cir-
cuit elements that are caused due to the small area. 
 
2. Design and Simulation 
Fig.1 (a) shows the equivalent circuit of the basic part in 
the DSB. The box DL and Ls are a delay line element shown 
in Fig. 1 (b) and the small parasitic inductance at electrodes 
that can be ignored this time, respectively [4].   
The box RL is the network circuit with resisters Ro, Rs, Rx, 
and an inductor Lo as shown in Fig. 1 (c) and Fig. 1 (d). These 
boxes RL in Fig. 1 (c) and Fig 1 (d) are for the conventional 













Fig. 1 (d) is equivalent to where the Rx is almost zero, and 
Ro is extremely large in Fig. 1 (c). In addition, the series re-
sistance Rs appears due to the large Ro. In Fig 1 (d), nodes 
from 4 to 11 in box RL are connected by a common line (Com 
line) and are equivalent to CMF-IPD, which can be said to be 
a particular case of DSB. The Rs is inserted in the shunt path 
to the ground (GND) for the common mode current and is 
desired to be small to eliminate the common-mode effectively. 
In Fig. 1 (d), there is a magnetic coupling ko between both 
inductor Lo because they are very closed to each other in the 
small area. The DSB-EIM 2nd uses this magnetic coupling to 
obtain the required inductance with a short winding length, 
thereby realizing Rs reduction. 
Fig. 2 shows the electro-magnetic (EM) simulation model 











Fig. 2 (a) and (b) show the top views and the bottom view, 
respectively. Two inductors Lo are arranged in a bifilar wind-
ing structure coupled to each other to increase the inductance 
and decrease the DC resistance at shorter lengths of each spi-
ral. These circuits are designed in a 100 μm × 230 μm region 
according to the same design rule as the DSB-EIM 1st.  
Fig. 3 shows an EM simulation model of only the Lo part 
where both inductors are arranged in parallel for reference. 
Fig. 3 (a) and (b) show the case where two inductors are line-
(a) Fundamental portion of DSB (b) Delay line element 
(c) RL for conventional DSB (d) RL for DSB-EIM 2nd 
















(a) Top view (b) Bottom view 
Fig. 2 EM simulation model of DSB-EIM 2nd  
symmetrical with the centerline between input/output port 
(Parallel-1), and point-symmetrical concerning the center 
point (Parallel-2), respectively. These inductors have a four-
layer structure, and the line width is adjusted to obtain the 
desired inductance where they are fully wound in the same 








Fig. 4 shows EM simulation results. Fig 4 (a) shows in-
ductance vs. series resistance of these inductors that are de-
termined as a parallel-connected value including the coupling 
of two inductors having the line width displayed in the graph. 
Each plot point is a value when the number of layers is se-
quentially reduced from four layers to one layer. It is shown 
that the bifilar winding configuration has the lowest series re-
sistance.  
Fig. 4 (b) shows the frequency response of the common- 
mode transmission Scc21 for each inductor Lo. The attenua-
tion poles are set to be about 2.4 GHz and 5.4 GHz. Although 
the difference is slight, DSB-EIM 2nd shows the best CMRR 











3. Fabrication and measurement 
   An actual sample of DSB-EIM 2nd is fabricated and meas-
ured with the same condition as DSB-EIM 1st. Fig. 5 shows 
the photo of DSB-EIM 2nd. Fig. 6 shows its frequency re-
sponse compared with the EM simulation and the actual 
measured values. The differential mode transmission Sdd21 
and the common-mode transmission Scc21 show good agree-











The measured CMRR defined as |Sdd21|/|Scc21| is 12.1 
dB at both frequencies of 2.4 GHz and 5.2 GHz, respectively. 
On the other hand, the CMRR of DSB-EIM 1st is 8.0 dB and 
7.5 dB at 2.4 GHz and 5.2 GHz, respectively. Therefore, there 
are significant improvements in this development. 
 
4. Performance comparison 
To confirm the noise reduction effect of DSB-EIM 2nd  
where it is embedded into transceiver IC, circuit simulations 
are performed for the 10 Gb/s pseudo-random binary se-
quence (PRBS) responses which include the Wi-Fi RFI at 2.4 
GHz and 5.4 GHz in the differential transmission lines.   
Fig. 7 shows the results of the simulation. Fig. 7 (a) shows 
the simulation circuit including ESD diode. Parameters of the 
ESD diode are obtained from a SPICE model of commer-
cially available current mode logic [5]. Fig. 7 (b) to (d) are 
the eye diagram of the differential output waveform between 
Tp+ and Tp- where both boxes CMF are DSB-EIM 2nd, CMC 
created on EM simulator and jumper, respectively. Depend-
ing on the length of the transmission line (T-line) that causes 
multiple reflections, the eye is closed as shown in Fig. 7 (c) 
and (d). On the other hand, when connecting the DSB-EIM 
2nd, the eye remains open for the same line length, and its 


















   We have developed the DSB-EIM 2nd with a bifilar wind-
ing configuration for two internal inductors and confirmed 
the effectiveness of that configuration.  
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Sdd21 Measured Sdd21 EM Sim.
Scc21 Measured Scc21 EM Sim.
Fig. 5 Photo of DSB-EIM 2nd  Fig. 6 Frequency response of 
DSB-EIM 2nd  
Fig. 3 EM simulation model of another Lo portion 








































(a) Inductance vs. resistance (b) Scc21 frequency response  
Fig. 4 EM simulation results 
(a) Simulation circuit 
Fig. 7 Circuit simulation results 
(b) Output eye for DSB-EIM 2nd 
(c) Output eye for CMC 
(d) Output eye for jumper 
